Hardware
/
litex-boards
mirror of https://github.com/litex-hub/litex-boards.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

targets/digilent_nexys_video: Cleanup/Simplify #191.

This commit is contained in:
Florent Kermarrec 2021-03-26 21:49:22 +01:00
parent 9d4bab5bed
commit 9fea5a7fc6
1 changed files with 4 additions and 11 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

15
litex_boards/targets/digilent_nexys_video.py
View File

@ -124,17 +124,6 @@ class BaseSoC(SoCCore):
# Core # Core
self.add_sata(phy=self.sata_phy, mode="read+write") self.add_sata(phy=self.sata_phy, mode="read+write")
vadj_map = {
"1.2V": 0,
"1.8V": 1,
"2.5V": 2,
"3.3V": 3,
}
if vadj_map[vadj] != 0:
vadj_pads = platform.request_all("vadj")
self.comb += vadj_pads.eq(C(vadj_map[vadj]))
# Video ------------------------------------------------------------------------------------ # Video ------------------------------------------------------------------------------------
if with_video_terminal or with_video_framebuffer: if with_video_terminal or with_video_framebuffer:
self.submodules.videophy = VideoS7HDMIPHY(platform.request("hdmi_out"), clock_domain="hdmi") self.submodules.videophy = VideoS7HDMIPHY(platform.request("hdmi_out"), clock_domain="hdmi")
@ -148,6 +137,10 @@ class BaseSoC(SoCCore):
pads = platform.request_all("user_led"), pads = platform.request_all("user_led"),
sys_clk_freq = sys_clk_freq) sys_clk_freq = sys_clk_freq)
# VADJ -------------------------------------------------------------------------------------
vadj_map = {"1.2V": 0b00, "1.8V": 0b01, "2.5V": 0b10, "3.3V": 0b11}
platform.request_all("vadj").eq(vadj_map[vadj])
# Build -------------------------------------------------------------------------------------------- # Build --------------------------------------------------------------------------------------------
def main(): def main():