Hardware
/
litex-boards
mirror of https://github.com/litex-hub/litex-boards.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

targets/decklink_mini_4k: Update clock constraints.

This commit is contained in:
Florent Kermarrec 2022-11-14 10:20:12 +01:00
parent 6e10df234f
commit ae47172d2a
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
litex_boards/targets/decklink_mini_4k.py
View File

@ -46,7 +46,7 @@ class _CRG(LiteXModule):
# Clk. # Clk.
clk100 = platform.request("clk100") clk100 = platform.request("clk100")
platform.add_platform_command("set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets clk100_IBUF]") platform.add_platform_command("set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets clk100_IBUF]")
platform.add_platform_command("set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets main_s7pll0_clkin]") platform.add_platform_command("set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets s7pll0_clkin]")
# Main PLL. # Main PLL.
self.pll = pll = S7PLL(speedgrade=-1) self.pll = pll = S7PLL(speedgrade=-1)