Update qmtech_artix7_fgg676.py
This commit is contained in:
parent
8b0c5b78ee
commit
d8b006568a
|
@ -160,6 +160,12 @@ class Platform(Xilinx7SeriesPlatform):
|
|||
io += daughterboard.io
|
||||
connectors += daughterboard.connectors
|
||||
|
||||
if with_rp2040_daughterboard:
|
||||
from litex_boards.platforms.qmtech_rp2040_daughterboard import QMTechDaughterboard
|
||||
daughterboard = QMTechDaughterboard(IOStandard("LVCMOS33"))
|
||||
io += daughterboard.io
|
||||
connectors += daughterboard.connectors
|
||||
|
||||
Xilinx7SeriesPlatform.__init__(self, device, io, connectors, toolchain=toolchain)
|
||||
self.toolchain.bitstream_commands = \
|
||||
["set_property BITSTREAM.CONFIG.SPI_BUSWIDTH 4 [current_design]",
|
||||
|
|
Loading…
Reference in New Issue