sds1104xe: Framebuffer fixes.
This commit is contained in:
parent
5bfeb999e4
commit
f7ee3fa454
|
@ -39,9 +39,9 @@ _io = [ # Documented by https://github.com/360nosc0pe project.
|
|||
Subsignal("clk", Pins("D20")),
|
||||
Subsignal("vsync", Pins("A21")),
|
||||
Subsignal("hsync", Pins("A22")),
|
||||
Subsignal("r", Pins("G22 F22 F21 F19 F18 F17")),
|
||||
Subsignal("r", Pins("D22 D21 C22 C20 B22 B21")),
|
||||
Subsignal("g", Pins("F16 E21 E20 E19 E18 E16")),
|
||||
Subsignal("b", Pins("D22 D21 C22 C20 B22 B21")),
|
||||
Subsignal("b", Pins("G22 F22 F21 F19 F18 F17")),
|
||||
IOStandard("LVCMOS33"),
|
||||
),
|
||||
|
||||
|
|
|
@ -88,9 +88,10 @@ class BaseSoC(SoCCore):
|
|||
nphases = 4,
|
||||
sys_clk_freq = sys_clk_freq)
|
||||
self.add_sdram("sdram",
|
||||
phy = self.ddrphy,
|
||||
module = MT41K64M16(sys_clk_freq, "1:4"),
|
||||
l2_cache_size = kwargs.get("l2_size", 8192)
|
||||
phy = self.ddrphy,
|
||||
module = MT41K64M16(sys_clk_freq, "1:4"),
|
||||
l2_cache_size = kwargs.get("l2_size", 8192),
|
||||
l2_cache_reverse = False,
|
||||
)
|
||||
|
||||
# Etherbone --------------------------------------------------------------------------------
|
||||
|
|
Loading…
Reference in New Issue