Commit graph

2 commits

Author SHA1 Message Date
alainlou
1333f89ed6 rz_easyfpga: adjust SDRAM clk phase
- also add 1:2 rate
2021-09-22 00:26:28 -04:00
Alain Lou
610e82d774
Add initial RZ-EasyFPGA support! (#270) 2021-09-21 09:55:22 +02:00