Hans Baier
|
0ee62dd681
|
add etherbone ip address option for relevant boards
|
2021-01-08 18:44:31 +01:00 |
Florent Kermarrec
|
d73bd2f7ce
|
targets/xilinx: add comment on sys_clk to pll.clkin false path.
|
2021-01-07 08:01:54 +01:00 |
|
Florent Kermarrec
|
1ac1c6857f
|
targets/xilinx: add false path constraint between sys_clk and pll.clkin.
The SoC reset added recently creates a path between sys_clk and pll.clkin
clock domains that is reported by the tools but that can be safely ignored.
|
2021-01-07 00:02:46 +01:00 |
|
Florent Kermarrec
|
d42af3ea19
|
targets: add --sys-clk-freq support to all targets.
|
2020-11-12 18:07:28 +01:00 |
|
Florent Kermarrec
|
bd4e92ad13
|
targets: cleanup, uniformize build arguments between targets.
|
2020-11-12 11:46:00 +01:00 |
|
Florent Kermarrec
|
2b17dc1b89
|
target: add rst signal to CRG to allow full reset of the SoC on reboot command.
|
2020-11-04 11:13:42 +01:00 |
|
Florent Kermarrec
|
1781be166a
|
general: add SPDX License identifier to header and specify files are part of LiteX-Boards.
|
2020-08-23 15:00:17 +02:00 |
|
Florent Kermarrec
|
869ceadacb
|
targets: use platform.request_all on LedChaser.
|
2020-08-06 20:04:03 +02:00 |
|
Florent Kermarrec
|
7a48a61605
|
targets: add indentifier on all targets.
|
2020-06-30 18:11:04 +02:00 |
|
Florent Kermarrec
|
2e1a816d1f
|
pano_logic_g2: switch to LiteEthPHY and simplify Ethernet/Etherbone.
|
2020-05-29 10:41:35 +02:00 |
|
Florent Kermarrec
|
2f3817cba9
|
pano_logic_g2: add ethernet (build but not functional yet) and use user_btn_n as sys_rst.
|
2020-05-27 10:13:12 +02:00 |
|
Florent Kermarrec
|
f19bc36813
|
pano_logic_g2: add revision support (b and c, c as default) and add OpenOCD programmer.
Tested with:
./pano_logic_g2.py --uart-name=jtag_uart --build --load
./litex_jtag_uart.py --config=openocd_xc6_ft232.cfg
lxterm /dev/pts/X
|
2020-05-27 08:58:40 +02:00 |
|
Florent Kermarrec
|
22f18f618e
|
pano_logic_g2: move gmii_rst_n to _CRG.
|
2020-05-26 08:36:06 +02:00 |
Skip Hansen
|
1ab46562bd
|
Take Ethernet PHY out of reset so default clock is 125 Mhz (and baud rate is 115,200)
|
2020-05-25 10:11:03 -07:00 |
|
Florent Kermarrec
|
eeba64d7b2
|
targets: use soc.build_name in load/flash bitstream.
|
2020-05-21 09:12:29 +02:00 |
|
Florent Kermarrec
|
6f22f082ff
|
targets: add LedChaser on platforms with user_leds.
Default to Chaser mode and similar user interface than GPIOOut.
|
2020-05-08 22:16:13 +02:00 |
|
Florent Kermarrec
|
19b12fd984
|
targets/panol_logic_g2: replace with a minimal target.
|
2020-05-07 16:36:04 +02:00 |
|
Florent Kermarrec
|
6b5492a707
|
pano_logic_g2: add copyrights.
|
2020-05-07 15:24:03 +02:00 |
|
Florent Kermarrec
|
6ddd859309
|
add pano_logic_g2 from litex-buildenv.
|
2020-05-07 15:22:22 +02:00 |