Florent Kermarrec
|
2a0fbcadd2
|
ac701: add pcie_x1 pins
|
2019-11-06 09:29:55 +01:00 |
|
Florent Kermarrec
|
b4eefa6c33
|
import: allow importing directly from litex_boards.platforms or litex_boards.targets
|
2019-09-03 15:30:20 +02:00 |
|
Florent Kermarrec
|
b84308cb58
|
list all platforms/targets in platforms.py, targets.py to ease import
|
2019-08-26 09:07:07 +02:00 |
DurandA
|
1abca7dcff
|
Turn litex_boards.community into module
|
2019-08-12 00:17:26 +02:00 |
|
enjoy-digital
|
ad21f15782
|
Merge pull request #10 from DurandA/ecp5-evn
Add ECP5 Evaluation Board
|
2019-08-09 12:37:36 +02:00 |
|
DurandA
|
9e6dccc277
|
Remove ECP5 Evaluation Board programmer
|
2019-08-09 11:54:49 +02:00 |
|
DurandA
|
4126ed21d5
|
Add X5 clock and PLL to ECP5 Evaluation Board
|
2019-08-09 11:54:38 +02:00 |
|
DurandA
|
c7444fe19c
|
Add ECP5 Evaluation Board
|
2019-08-09 09:45:13 +02:00 |
|
Florent Kermarrec
|
9f3ed82097
|
keep up to date with LiteX
- use 1e9/freq for default_clk_period
- add default serial on tinyfpga_bx
- use S6PLL on minispartan6
- add SPIFlash pins on versa_ecp5
|
2019-08-07 08:47:08 +02:00 |
|
Florent Kermarrec
|
a88970a67f
|
move trellis board from community to partner
|
2019-07-12 19:23:21 +02:00 |
David Shah
|
a07e88d761
|
community: Add TrellisBoard
Signed-off-by: David Shah <dave@ds0.me>
|
2019-07-09 15:52:28 +01:00 |
|
Florent Kermarrec
|
aeddb93729
|
add copyright header to all files, udpate.
|
2019-06-24 12:13:54 +02:00 |
|
Florent Kermarrec
|
44d01edab9
|
dispatch platforms/targets by level of support
|
2019-06-10 18:59:49 +02:00 |