Hardware
/
litex-boards
mirror of https://github.com/litex-hub/litex-boards.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity
1,927 Commits 9 Branches 14 Tags 11 MiB
Commit Graph

5 Commits

Author SHA1 Message Date
Liana Koleva 5f8ac853b1
Resolve High Density bank IOStandard error 
This resolves the following error during `build` on Vivado 2023.1:
```ERROR: [DRC BIVB-1] Bank IO standard Support: Bank 47 has incompatible IO(s) because: The LVDS I/O standard is not supported for banks of type High Density. Move the following ports or change their properties:
clk125_p```
 2023-09-25 12:50:30 +02:00
Florent Kermarrec 47659835b0 platforms: Switch US/USP platforms to XilinxUS/USPPlatform. 
We were still using Xilinx7SeriesPlatform.
 2023-03-01 09:37:55 +01:00
Gwenhael Goavec-Merou 9960f38d95 targets: replace LiteXSoCArgumentParser by LiteXArgumentParser, remove tasks done LiteXArgumentParser 2022-11-06 11:27:47 +01:00
Florent Kermarrec 0745162a29 xilinx_zcu102: Review/Cleanup for consistency with others boards. 
Also remove INTERNAL_VREF constraints that are not yet useful (required for DRAM).
 2022-03-16 18:47:05 +01:00
Joseph Faye f4a48e51d7
add xilinx_zcu102 platform 2022-03-16 15:37:02 +01:00