Hardware
/
litex-boards
mirror of https://github.com/litex-hub/litex-boards.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Resolve High Density bank IOStandard error 

This resolves the following error during `build` on Vivado 2023.1:
```ERROR: [DRC BIVB-1] Bank IO standard Support: Bank 47 has incompatible IO(s) because: The LVDS I/O standard is not supported for banks of type High Density. Move the following ports or change their properties:
clk125_p```
This commit is contained in:
Liana Koleva 2023-09-25 12:50:30 +02:00 committed by GitHub
parent 1fb317840f
commit 5f8ac853b1
No known key found for this signature in database
GPG Key ID: 4AEE18F83AFDEB23
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
litex_boards/platforms/xilinx_zcu102.py
View File

@ -13,8 +13,8 @@ from litex.build.xilinx import XilinxUSPPlatform, VivadoProgrammer
_io = [
# Clk / Rst
("clk125", 0,
Subsignal("p", Pins("G21"), IOStandard("LVDS")),
Subsignal("n", Pins("F21"), IOStandard("LVDS")),
Subsignal("p", Pins("G21"), IOStandard("LVDS_25")),
Subsignal("n", Pins("F21"), IOStandard("LVDS_25")),
),
("clk300", 0,
Subsignal("p", Pins("AL8"), IOStandard("DIFF_SSTL12_DCI")),