| .. |
|
__init__.py
|
Avoid Official/Partner/Community differentiation: use same directory for all platforms/targets.
|
2020-02-03 09:36:30 +01:00 |
|
ac701.py
|
targets: cleanup, uniformize build arguments between targets.
|
2020-11-12 11:46:00 +01:00 |
|
acorn_cle_215.py
|
targets/pcie: remove force of csr_data_width to 32 (this is now the default) but just add a check on the pcie block.
|
2020-11-12 12:08:20 +01:00 |
|
aller.py
|
targets/pcie: remove force of csr_data_width to 32 (this is now the default) but just add a check on the pcie block.
|
2020-11-12 12:08:20 +01:00 |
|
alveo_u250.py
|
targets/pcie: remove force of csr_data_width to 32 (this is now the default) but just add a check on the pcie block.
|
2020-11-12 12:08:20 +01:00 |
|
arty.py
|
targets: cleanup, uniformize build arguments between targets.
|
2020-11-12 11:46:00 +01:00 |
|
arty_s7.py
|
target: add rst signal to CRG to allow full reset of the SoC on reboot command.
|
2020-11-04 11:13:42 +01:00 |
|
c10lprefkit.py
|
targets: cleanup, uniformize build arguments between targets.
|
2020-11-12 11:46:00 +01:00 |
|
camlink_4k.py
|
targets: cleanup, uniformize build arguments between targets.
|
2020-11-12 11:46:00 +01:00 |
|
colorlight_5a_75x.py
|
targets: cleanup, uniformize build arguments between targets.
|
2020-11-12 11:46:00 +01:00 |
|
crosslink_nx_evn.py
|
targets: cleanup, uniformize build arguments between targets.
|
2020-11-12 11:46:00 +01:00 |
|
crosslink_nx_vip.py
|
targets: cleanup, uniformize build arguments between targets.
|
2020-11-12 11:46:00 +01:00 |
|
de0nano.py
|
targets: cleanup, uniformize build arguments between targets.
|
2020-11-12 11:46:00 +01:00 |
|
de1soc.py
|
target: add rst signal to CRG to allow full reset of the SoC on reboot command.
|
2020-11-04 11:13:42 +01:00 |
|
de2_115.py
|
target: add rst signal to CRG to allow full reset of the SoC on reboot command.
|
2020-11-04 11:13:42 +01:00 |
|
de10lite.py
|
targets: cleanup, uniformize build arguments between targets.
|
2020-11-12 11:46:00 +01:00 |
|
de10nano.py
|
targets: cleanup, uniformize build arguments between targets.
|
2020-11-12 11:46:00 +01:00 |
|
ecp5_evn.py
|
targets: cleanup, uniformize build arguments between targets.
|
2020-11-12 11:46:00 +01:00 |
|
ecpix5.py
|
targets: cleanup, uniformize build arguments between targets.
|
2020-11-12 11:46:00 +01:00 |
|
fk33.py
|
targets/pcie: remove force of csr_data_width to 32 (this is now the default) but just add a check on the pcie block.
|
2020-11-12 12:08:20 +01:00 |
|
fomu.py
|
targets: cleanup, uniformize build arguments between targets.
|
2020-11-12 11:46:00 +01:00 |
|
genesys2.py
|
targets: cleanup, uniformize build arguments between targets.
|
2020-11-12 11:46:00 +01:00 |
|
hadbadge.py
|
targets: cleanup, uniformize build arguments between targets.
|
2020-11-12 11:46:00 +01:00 |
|
icebreaker.py
|
targets: cleanup, uniformize build arguments between targets.
|
2020-11-12 11:46:00 +01:00 |
|
kc705.py
|
targets: cleanup, uniformize build arguments between targets.
|
2020-11-12 11:46:00 +01:00 |
|
kcu105.py
|
targets/Ultrascale: add missing AsyncResetSynchronizer import.
|
2020-11-09 10:25:05 +01:00 |
|
kx2.py
|
target: add rst signal to CRG to allow full reset of the SoC on reboot command.
|
2020-11-04 11:13:42 +01:00 |
|
linsn_rv901t.py
|
targets: cleanup, uniformize build arguments between targets.
|
2020-11-12 11:46:00 +01:00 |
|
logicbone.py
|
targets: cleanup, uniformize build arguments between targets.
|
2020-11-12 11:46:00 +01:00 |
|
mercury_xu5.py
|
targets/Ultrascale: add missing AsyncResetSynchronizer import.
|
2020-11-09 10:25:05 +01:00 |
|
mimas_a7.py
|
targets: cleanup, uniformize build arguments between targets.
|
2020-11-12 11:46:00 +01:00 |
|
minispartan6.py
|
targets: cleanup, uniformize build arguments between targets.
|
2020-11-12 11:46:00 +01:00 |
|
mist.py
|
targets: cleanup, uniformize build arguments between targets.
|
2020-11-12 11:46:00 +01:00 |
|
nereid.py
|
targets/pcie: remove force of csr_data_width to 32 (this is now the default) but just add a check on the pcie block.
|
2020-11-12 12:08:20 +01:00 |
|
netv2.py
|
targets/netv2: add PCIe.
|
2020-11-12 12:16:01 +01:00 |
|
nexys4ddr.py
|
targets: cleanup, uniformize build arguments between targets.
|
2020-11-12 11:46:00 +01:00 |
|
nexys_video.py
|
targets: cleanup, uniformize build arguments between targets.
|
2020-11-12 11:46:00 +01:00 |
|
orangecrab.py
|
targets: cleanup, uniformize build arguments between targets.
|
2020-11-12 11:46:00 +01:00 |
|
pano_logic_g2.py
|
targets: cleanup, uniformize build arguments between targets.
|
2020-11-12 11:46:00 +01:00 |
|
pipistrello.py
|
target: add rst signal to CRG to allow full reset of the SoC on reboot command.
|
2020-11-04 11:13:42 +01:00 |
|
qmtech_EP4CE15.py
|
update copyright
|
2020-11-12 15:25:39 +02:00 |
|
simple.py
|
targets/simple: add try/except on leds.
|
2020-11-12 14:26:00 +01:00 |
|
tagus.py
|
targets/pcie: remove force of csr_data_width to 32 (this is now the default) but just add a check on the pcie block.
|
2020-11-12 12:08:20 +01:00 |
|
tec0117.py
|
targets: cleanup, uniformize build arguments between targets.
|
2020-11-12 11:46:00 +01:00 |
|
tinyfpga_bx.py
|
targets: add tinyfpga_bx target (based on icebreaker/fomu targets).
|
2020-11-12 14:09:25 +01:00 |
|
trellisboard.py
|
targets: cleanup, uniformize build arguments between targets.
|
2020-11-12 11:46:00 +01:00 |
|
ulx3s.py
|
targets: cleanup, uniformize build arguments between targets.
|
2020-11-12 11:46:00 +01:00 |
|
vc707.py
|
target: add rst signal to CRG to allow full reset of the SoC on reboot command.
|
2020-11-04 11:13:42 +01:00 |
|
vcu118.py
|
targets/Ultrascale: add missing AsyncResetSynchronizer import.
|
2020-11-09 10:25:05 +01:00 |
|
versa_ecp5.py
|
targets: cleanup, uniformize build arguments between targets.
|
2020-11-12 11:46:00 +01:00 |
|
xcu1525.py
|
targets/pcie: remove force of csr_data_width to 32 (this is now the default) but just add a check on the pcie block.
|
2020-11-12 12:08:20 +01:00 |
|
zcu104.py
|
targets/Ultrascale: add missing AsyncResetSynchronizer import.
|
2020-11-09 10:25:05 +01:00 |
|
zybo_z7.py
|
target: add rst signal to CRG to allow full reset of the SoC on reboot command.
|
2020-11-04 11:13:42 +01:00 |
31eb74dc2d