144 lines
5.4 KiB
Python
Executable File
144 lines
5.4 KiB
Python
Executable File
#!/usr/bin/env python3
|
|
|
|
#
|
|
# This file is part of LiteX-Boards.
|
|
#
|
|
# Copyright (c) 2019-2020 Florent Kermarrec <florent@enjoy-digital.fr>
|
|
# SPDX-License-Identifier: BSD-2-Clause
|
|
|
|
import os
|
|
import argparse
|
|
|
|
from migen import *
|
|
|
|
from litex.build.io import DDROutput
|
|
|
|
from litex_boards.platforms import linsn_rv901t
|
|
|
|
from litex.soc.integration.soc_core import *
|
|
from litex.soc.integration.soc_sdram import *
|
|
from litex.soc.integration.builder import *
|
|
from litex.soc.cores.clock import S6PLL
|
|
from litex.soc.cores.led import LedChaser
|
|
|
|
from litedram.modules import M12L64322A
|
|
from litedram.phy import GENSDRPHY
|
|
|
|
from liteeth.phy.s6rgmii import LiteEthPHYRGMII
|
|
from liteeth.mac import LiteEthMAC
|
|
|
|
# CRG ----------------------------------------------------------------------------------------------
|
|
|
|
class _CRG(Module):
|
|
def __init__(self, platform, sys_clk_freq):
|
|
self.rst = Signal()
|
|
self.clock_domains.cd_sys = ClockDomain()
|
|
self.clock_domains.cd_sys_ps = ClockDomain(reset_less=True)
|
|
|
|
# # #
|
|
|
|
clk25 = platform.request("clk25")
|
|
|
|
self.submodules.pll = pll = S6PLL(speedgrade=-2)
|
|
self.comb += pll.reset.eq(self.rst)
|
|
pll.register_clkin(clk25, 25e6)
|
|
pll.create_clkout(self.cd_sys, sys_clk_freq)
|
|
pll.create_clkout(self.cd_sys_ps, sys_clk_freq, phase=90)
|
|
|
|
# SDRAM clock
|
|
self.specials += DDROutput(1, 0, platform.request("sdram_clock"), ClockSignal("sys_ps"))
|
|
|
|
# BaseSoC ------------------------------------------------------------------------------------------
|
|
|
|
class BaseSoC(SoCCore):
|
|
def __init__(self, **kwargs):
|
|
platform = linsn_rv901t.Platform()
|
|
sys_clk_freq = int(75e6)
|
|
|
|
# SoCCore ----------------------------------------------------------------------------------
|
|
SoCCore.__init__(self, platform, sys_clk_freq,
|
|
ident = "LiteX SoC on Linsn RV901T",
|
|
ident_version = True,
|
|
**kwargs)
|
|
|
|
# CRG --------------------------------------------------------------------------------------
|
|
self.submodules.crg = _CRG(platform, sys_clk_freq)
|
|
|
|
# SDR SDRAM --------------------------------------------------------------------------------
|
|
if not self.integrated_main_ram_size:
|
|
self.submodules.sdrphy = GENSDRPHY(platform.request("sdram"))
|
|
self.add_sdram("sdram",
|
|
phy = self.sdrphy,
|
|
module = M12L64322A(sys_clk_freq, "1:1"),
|
|
origin = self.mem_map["main_ram"],
|
|
size = kwargs.get("max_sdram_size", 0x40000000),
|
|
l2_cache_size = kwargs.get("l2_size", 8192),
|
|
l2_cache_min_data_width = kwargs.get("min_l2_data_width", 128),
|
|
l2_cache_reverse = True
|
|
)
|
|
|
|
# Leds -------------------------------------------------------------------------------------
|
|
self.submodules.leds = LedChaser(
|
|
pads = platform.request_all("user_led"),
|
|
sys_clk_freq = sys_clk_freq)
|
|
self.add_csr("leds")
|
|
|
|
# EthernetSoC --------------------------------------------------------------------------------------
|
|
|
|
class EthernetSoC(BaseSoC):
|
|
mem_map = {
|
|
"ethmac": 0xb0000000,
|
|
}
|
|
mem_map.update(BaseSoC.mem_map)
|
|
|
|
def __init__(self, eth_phy=0, **kwargs):
|
|
BaseSoC.__init__(self, **kwargs)
|
|
|
|
# Ethernet ---------------------------------------------------------------------------------
|
|
# phy
|
|
self.submodules.ethphy = LiteEthPHYRGMII(
|
|
clock_pads = self.platform.request("eth_clocks", eth_phy),
|
|
pads = self.platform.request("eth", eth_phy))
|
|
self.add_csr("ethphy")
|
|
# mac
|
|
self.submodules.ethmac = LiteEthMAC(
|
|
phy = self.ethphy,
|
|
dw = 32,
|
|
interface = "wishbone",
|
|
endianness = self.cpu.endianness)
|
|
self.add_memory_region("ethmac", self.mem_map["ethmac"], 0x2000, type="io")
|
|
self.add_wb_slave(self.mem_map["ethmac"], self.ethmac.bus, 0x2000)
|
|
self.add_csr("ethmac")
|
|
self.add_interrupt("ethmac")
|
|
# timing constraints
|
|
self.platform.add_false_path_constraints(
|
|
self.crg.cd_sys.clk,
|
|
self.ethphy.crg.cd_eth_rx.clk,
|
|
self.ethphy.crg.cd_eth_tx.clk)
|
|
|
|
# Build --------------------------------------------------------------------------------------------
|
|
|
|
def main():
|
|
parser = argparse.ArgumentParser(description="LiteX SoC on Linsn RV901T")
|
|
parser.add_argument("--build", action="store_true", help="Build bitstream")
|
|
parser.add_argument("--load", action="store_true", help="Load bitstream")
|
|
builder_args(parser)
|
|
soc_sdram_args(parser)
|
|
parser.add_argument("--with-ethernet", action="store_true", help="Enable Ethernet support")
|
|
parser.add_argument("--eth-phy", default=0, type=int, help="Ethernet PHY 0 or 1 (default=0)")
|
|
args = parser.parse_args()
|
|
|
|
if args.with_ethernet:
|
|
soc = EthernetSoC(eth_phy=args.eth_phy, **soc_sdram_argdict(args))
|
|
else:
|
|
soc = BaseSoC(**soc_sdram_argdict(args))
|
|
builder = Builder(soc, **builder_argdict(args))
|
|
builder.build(run=args.build)
|
|
|
|
if args.load:
|
|
prog = soc.platform.create_programmer()
|
|
prog.load_bitstream(os.path.join(builder.gateware_dir, soc.build_name + ".bit"))
|
|
|
|
if __name__ == "__main__":
|
|
main()
|