102 lines
3.6 KiB
Python
102 lines
3.6 KiB
Python
#
|
|
# This file is part of LiteX-Boards.
|
|
#
|
|
# Copyright (c) 2021 Florent Kermarrec <florent@enjoy-digital.fr>
|
|
# SPDX-License-Identifier: BSD-2-Clause
|
|
|
|
# Board diagram/pinout:
|
|
# http://www.fabienm.eu/flf/wp-content/uploads/2021/08/Tang-Nano-4K-specifications.jpg
|
|
# http://www.fabienm.eu/flf/wp-content/uploads/2021/08/Tang-Nano-4K-GW1NSR-4C-FPGA-board-pinout-diagram.jpg
|
|
|
|
|
|
from migen import *
|
|
|
|
from litex.build.generic_platform import *
|
|
from litex.build.gowin.platform import GowinPlatform
|
|
from litex.build.openfpgaloader import OpenFPGALoader
|
|
|
|
# IOs ----------------------------------------------------------------------------------------------
|
|
|
|
_io = [
|
|
# Clk / Rst
|
|
("clk27", 0, Pins("45"), IOStandard("LVCMOS33")),
|
|
|
|
# Leds
|
|
("user_led", 0, Pins("10"), IOStandard("LVCMOS33")),
|
|
|
|
# Buttons.
|
|
("user_btn", 0, Pins("14"), IOStandard("LVCMOS18")),
|
|
("user_btn", 1, Pins("15"), IOStandard("LVCMOS18")),
|
|
|
|
# Serial (FIXME: For tests, change or remove.)
|
|
("serial", 0,
|
|
Subsignal("rx", Pins("44")), # CAM_SCL
|
|
Subsignal("tx", Pins("46")), # CAM_SDA
|
|
IOStandard("LVCMOS33")
|
|
),
|
|
|
|
# SPIFlash
|
|
("spiflash", 0,
|
|
Subsignal("cs_n", Pins("2"), IOStandard("LVCMOS33")),
|
|
Subsignal("clk", Pins("1"), IOStandard("LVCMOS33")),
|
|
Subsignal("miso", Pins("47"), IOStandard("LVCMOS33")),
|
|
Subsignal("mosi", Pins("48"), IOStandard("LVCMOS33")),
|
|
Subsignal("wp", Pins("8"), IOStandard("LVCMOS33")),
|
|
Subsignal("hold", Pins("9"), IOStandard("LVCMOS33")),
|
|
),
|
|
("spiflash4x", 0,
|
|
Subsignal("cs_n", Pins("2")),
|
|
Subsignal("clk", Pins("1")),
|
|
Subsignal("dq", Pins("48 47 8 9")),
|
|
IOStandard("LVCMOS33")
|
|
),
|
|
|
|
# HyperRAM (embedded in SIP, requires specific IO naming).
|
|
("O_hpram_ck", 0, Pins(1), IOStandard("LVCMOS33")),
|
|
("O_hpram_ck_n", 0, Pins(1), IOStandard("LVCMOS33")),
|
|
("O_hpram_cs_n", 0, Pins(1), IOStandard("LVCMOS33")),
|
|
("O_hpram_reset_n", 0, Pins(1), IOStandard("LVCMOS33")),
|
|
("IO_hpram_dq", 0, Pins(8), IOStandard("LVCMOS33")),
|
|
("IO_hpram_rwds", 0, Pins(1), IOStandard("LVCMOS33")),
|
|
|
|
# HDMI Out.
|
|
("hdmi_out", 0,
|
|
Subsignal("clk_p", Pins("28")),
|
|
Subsignal("clk_n", Pins("27")),
|
|
Subsignal("data0_p", Pins("30")),
|
|
Subsignal("data0_n", Pins("29")),
|
|
Subsignal("data1_p", Pins("32")),
|
|
Subsignal("data1_n", Pins("31")),
|
|
Subsignal("data2_p", Pins("35")),
|
|
Subsignal("data2_n", Pins("34")),
|
|
Misc("PULL_MODE=NONE"),
|
|
Misc("DRIVE=3.5"),
|
|
),
|
|
]
|
|
|
|
# Connectors ---------------------------------------------------------------------------------------
|
|
|
|
_connectors = [
|
|
["P6", "30 29 28 27 23 22 21 20 19 18 17 13 16 9 8 33 2 - - - - 15"],
|
|
["P7", "31 32 34 35 10 39 40 41 42 43 47 48 1 46 44 - - 6 3 4 7 14"],
|
|
]
|
|
|
|
# Platform -----------------------------------------------------------------------------------------
|
|
|
|
class Platform(GowinPlatform):
|
|
default_clk_name = "clk27"
|
|
default_clk_period = 1e9/27e6
|
|
|
|
def __init__(self):
|
|
GowinPlatform.__init__(self, "GW1NSR-LV4CQN48PC7/I6", _io, _connectors, toolchain="gowin", devicename="GW1NSR-4C")
|
|
self.toolchain.options["use_mode_as_gpio"] = 1
|
|
self.toolchain.options["use_mspi_as_gpio"] = 1
|
|
self.toolchain.options["use_done_as_gpio"] = 1
|
|
|
|
def create_programmer(self):
|
|
return OpenFPGALoader("tangnano4k")
|
|
|
|
def do_finalize(self, fragment):
|
|
GowinPlatform.do_finalize(self, fragment)
|
|
self.add_period_constraint(self.lookup_request("clk27", loose=True), 1e9/27e6)
|