| .. |
|
__init__.py
|
Avoid Official/Partner/Community differentiation: use same directory for all platforms/targets.
|
2020-02-03 09:36:30 +01:00 |
|
ac701.py
|
targets/xilinx: use generic name for idelay clk (avoid clk200, clk400, etc...) since we somtimes want to change it.
|
2020-10-13 12:10:29 +02:00 |
|
acorn_cle_215.py
|
targets/xilinx: use generic name for idelay clk (avoid clk200, clk400, etc...) since we somtimes want to change it.
|
2020-10-13 12:10:29 +02:00 |
|
aller.py
|
targets/xilinx: use generic name for idelay clk (avoid clk200, clk400, etc...) since we somtimes want to change it.
|
2020-10-13 12:10:29 +02:00 |
|
alveo_u250.py
|
targets/xilinx: use generic name for idelay clk (avoid clk200, clk400, etc...) since we somtimes want to change it.
|
2020-10-13 12:10:29 +02:00 |
|
arty.py
|
targets/xilinx: use generic name for idelay clk (avoid clk200, clk400, etc...) since we somtimes want to change it.
|
2020-10-13 12:10:29 +02:00 |
|
arty_s7.py
|
targets/xilinx: use generic name for idelay clk (avoid clk200, clk400, etc...) since we somtimes want to change it.
|
2020-10-13 12:10:29 +02:00 |
|
c10lprefkit.py
|
general: add SPDX License identifier to header and specify files are part of LiteX-Boards.
|
2020-08-23 15:00:17 +02:00 |
|
camlink_4k.py
|
targets: simplify clocking on iCE40/ECP5 targets (AsyncResetSynchronizer now integrated in PLL).
|
2020-09-01 13:38:32 +02:00 |
|
colorlight_5a_75x.py
|
targets/colorlight_5a_75x: make Ethernet PHY selectable, cast sys_clk_freq to int for Wishbone
|
2020-09-02 22:08:45 +02:00 |
|
crosslink_nx_evn.py
|
crosslink_nx_evn: Improve documentation on UART jumpers
|
2020-09-05 09:58:28 +01:00 |
|
crosslink_nx_vip.py
|
targets/crosslink_nx_vip: +x.
|
2020-11-04 09:30:57 +01:00 |
|
de0nano.py
|
targets/de0nano: set sys2x_ps phase to 180° for sdram_rate=1:2.
|
2020-08-24 09:28:51 +02:00 |
|
de1soc.py
|
general: add SPDX License identifier to header and specify files are part of LiteX-Boards.
|
2020-08-23 15:00:17 +02:00 |
|
de2_115.py
|
general: add SPDX License identifier to header and specify files are part of LiteX-Boards.
|
2020-08-23 15:00:17 +02:00 |
|
de10lite.py
|
general: add SPDX License identifier to header and specify files are part of LiteX-Boards.
|
2020-08-23 15:00:17 +02:00 |
|
de10nano.py
|
general: add SPDX License identifier to header and specify files are part of LiteX-Boards.
|
2020-08-23 15:00:17 +02:00 |
|
ecp5_evn.py
|
targets: simplify clocking on iCE40/ECP5 targets (AsyncResetSynchronizer now integrated in PLL).
|
2020-09-01 13:38:32 +02:00 |
|
ecpix5.py
|
targets: simplify clocking on iCE40/ECP5 targets (AsyncResetSynchronizer now integrated in PLL).
|
2020-09-01 13:38:32 +02:00 |
|
fk33.py
|
targets/pcie: update timing_constraints (now provided by the .xci).
|
2020-09-24 09:50:55 +02:00 |
|
fomu.py
|
targets/fomu: base it on iCEBreaker target + USB-ACM.
|
2020-10-06 11:39:30 +02:00 |
|
genesys2.py
|
targets/xilinx: use generic name for idelay clk (avoid clk200, clk400, etc...) since we somtimes want to change it.
|
2020-10-13 12:10:29 +02:00 |
|
hadbadge.py
|
targets: simplify clocking on iCE40/ECP5 targets (AsyncResetSynchronizer now integrated in PLL).
|
2020-09-01 13:38:32 +02:00 |
|
icebreaker.py
|
targets/icebreaker: simplify, update PLL/API and BIOS execution from SPI Flash.
|
2020-09-01 12:58:13 +02:00 |
|
kc705.py
|
kc705: revert sys_clk_freq to 125MHz.
|
2020-11-02 19:51:48 +01:00 |
|
kcu105.py
|
targets/xilinx: use generic name for idelay clk (avoid clk200, clk400, etc...) since we somtimes want to change it.
|
2020-10-13 12:10:29 +02:00 |
|
kx2.py
|
targets/xilinx: use generic name for idelay clk (avoid clk200, clk400, etc...) since we somtimes want to change it.
|
2020-10-13 12:10:29 +02:00 |
|
linsn_rv901t.py
|
general: add SPDX License identifier to header and specify files are part of LiteX-Boards.
|
2020-08-23 15:00:17 +02:00 |
|
logicbone.py
|
platforms: cleanup pass to uniformize comments/separators/orders.
|
2020-11-03 10:48:57 +01:00 |
|
mercury_xu5.py
|
targets/xilinx: use generic name for idelay clk (avoid clk200, clk400, etc...) since we somtimes want to change it.
|
2020-10-13 12:10:29 +02:00 |
|
mimas_a7.py
|
targets/xilinx: use generic name for idelay clk (avoid clk200, clk400, etc...) since we somtimes want to change it.
|
2020-10-13 12:10:29 +02:00 |
|
minispartan6.py
|
general: add SPDX License identifier to header and specify files are part of LiteX-Boards.
|
2020-08-23 15:00:17 +02:00 |
|
mist.py
|
mist: add copyrights.
|
2020-10-22 10:48:58 +02:00 |
|
nereid.py
|
targets/xilinx: use generic name for idelay clk (avoid clk200, clk400, etc...) since we somtimes want to change it.
|
2020-10-13 12:10:29 +02:00 |
|
netv2.py
|
targets/xilinx: use generic name for idelay clk (avoid clk200, clk400, etc...) since we somtimes want to change it.
|
2020-10-13 12:10:29 +02:00 |
|
nexys4ddr.py
|
targets/xilinx: use generic name for idelay clk (avoid clk200, clk400, etc...) since we somtimes want to change it.
|
2020-10-13 12:10:29 +02:00 |
|
nexys_video.py
|
targets/nexys_video: add SATA support.
|
2020-11-02 19:43:25 +01:00 |
|
orangecrab.py
|
targets/orangecrab: add fallback to bootloader when usr_btn is pressed for 1 second.
|
2020-09-01 16:22:32 +02:00 |
|
pano_logic_g2.py
|
general: add SPDX License identifier to header and specify files are part of LiteX-Boards.
|
2020-08-23 15:00:17 +02:00 |
|
pipistrello.py
|
general: add SPDX License identifier to header and specify files are part of LiteX-Boards.
|
2020-08-23 15:00:17 +02:00 |
|
simple.py
|
general: add SPDX License identifier to header and specify files are part of LiteX-Boards.
|
2020-08-23 15:00:17 +02:00 |
|
tagus.py
|
targets/xilinx: use generic name for idelay clk (avoid clk200, clk400, etc...) since we somtimes want to change it.
|
2020-10-13 12:10:29 +02:00 |
|
tec0117.py
|
targets/tec0117: move SerialFlashManager import to flash function.
|
2020-11-04 09:30:31 +01:00 |
|
trellisboard.py
|
targets: simplify clocking on iCE40/ECP5 targets (AsyncResetSynchronizer now integrated in PLL).
|
2020-09-01 13:38:32 +02:00 |
|
ulx3s.py
|
ulx3s: add 1.7 and 2.0 revisions support.
|
2020-10-12 13:23:26 +02:00 |
|
vc707.py
|
targets/xilinx: use generic name for idelay clk (avoid clk200, clk400, etc...) since we somtimes want to change it.
|
2020-10-13 12:10:29 +02:00 |
|
vcu118.py
|
targets/xilinx: use generic name for idelay clk (avoid clk200, clk400, etc...) since we somtimes want to change it.
|
2020-10-13 12:10:29 +02:00 |
|
versa_ecp5.py
|
versa_ecp5: Add --eth-phy to select ethernet phy
|
2020-10-09 23:56:16 +02:00 |
|
xcu1525.py
|
targets/xilinx: use generic name for idelay clk (avoid clk200, clk400, etc...) since we somtimes want to change it.
|
2020-10-13 12:10:29 +02:00 |
|
zcu104.py
|
targets/xilinx: use generic name for idelay clk (avoid clk200, clk400, etc...) since we somtimes want to change it.
|
2020-10-13 12:10:29 +02:00 |
|
zybo_z7.py
|
general: add SPDX License identifier to header and specify files are part of LiteX-Boards.
|
2020-08-23 15:00:17 +02:00 |
aa6b9cab4a