Hardware
/
litex-boards
mirror of https://github.com/litex-hub/litex-boards.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity
LiteX boards files
125 Commits 9 Branches 14 Tags 12 MiB
Python 100%
Go to file
Marcin Sloniewski aaf8d54c6a targets/de10lite: use AsyncResetSynchronizer for clock domains 
At the start output of the pll is not stabilized, which
caused malfunctions when used for sys clock domain.
Use AsyncResetSynchronizer to start clock domains
on pll locked signal.
 		2020-01-09 18:47:13 +01:00
litex_boards targets/de10lite: use AsyncResetSynchronizer for clock domains 2020-01-09 18:47:13 +01:00
test test/tests_targets: add kcu105/ecp5_evn and cleanup indent 2019-08-26 09:19:32 +02:00
.gitignore gitignore: ignore temporary python files 2019-06-19 12:51:06 -07:00
.travis.yml add travis-ci 2019-06-24 12:41:33 +02:00
README init repo with litex official boards 2019-06-10 17:11:36 +02:00
setup.py Turn litex_boards.partner into module 2019-07-01 19:36:34 +02:00

README 

           __   _ __      _  __    ___                   __
          / /  (_) /____ | |/_/___/ _ )___  ___ ________/ /__
         / /__/ / __/ -_)>  </___/ _  / _ \/ _ `/ __/ _  (_-<
        /____/_/\__/\__/_/|_|   /____/\___/\_,_/_/  \_,_/___/

                       LiteX boards files

              Copyright 2012-2019 / LiteX-Hub community

[> Intro
--------
Supported boards files (platforms/targets) for LiteX.

Official:
---------
Platforms / Targets actively tested and included in the CI system.

Partner:
-------
Platforms / Targets supported by other groups/partners.

Community:
----------
Platforms / Targets supported by the community in a "best effort" manner.