mirror of
https://github.com/litex-hub/litex-boards.git
synced 2025-01-03 03:43:36 -05:00
b1107e94d4
As we do not need fine phase tweaking for the main system clock, use S7PLL instead of S7MMCM to allow higher VCO frequency and more flexible sys_clk_freq. Signed-off-by: Icenowy Zheng <uwu@icenowy.me> |
||
---|---|---|
.. | ||
platforms | ||
prog | ||
targets | ||
__init__.py |