cbcf6df26f
This follows https://github.com/enjoy-digital/litex/pull/1087 which allows using the built-in JTAG for both the FPGA programming and the internal core of the FPGA. |
||
---|---|---|
.. | ||
platforms | ||
prog | ||
targets | ||
__init__.py |