2015-09-12 07:34:07 -04:00
|
|
|
from migen import *
|
2013-11-29 03:47:32 -05:00
|
|
|
from migen.fhdl import verilog
|
|
|
|
|
|
2015-04-13 14:45:35 -04:00
|
|
|
|
2013-11-30 08:51:24 -05:00
|
|
|
class SimCase:
|
2015-04-13 14:07:07 -04:00
|
|
|
def setUp(self, *args, **kwargs):
|
|
|
|
|
self.tb = self.TestBench(*args, **kwargs)
|
2013-11-29 03:47:32 -05:00
|
|
|
|
2015-04-13 14:07:07 -04:00
|
|
|
def test_to_verilog(self):
|
|
|
|
|
verilog.convert(self.tb)
|
2013-11-29 03:47:32 -05:00
|
|
|
|
2015-09-12 04:28:21 -04:00
|
|
|
def run_with(self, generator):
|
|
|
|
|
Simulator(self.tb, generator).run()
|
