litex/README

46 lines
1.7 KiB
Plaintext
Raw Normal View History

2013-01-27 07:59:44 -05:00
_____ _ ____ _ _ _ _
2013-01-21 16:40:36 -05:00
| __|___ |_|___ _ _ | \|_|___|_| |_ ___| |
| __| | | | . | | | | | | | . | | _| .'| |
|_____|_|_|_| |___|_ | |____/|_|_ |_|_| |__,|_|
|___| |___| |___|
Copyright 2012 / Florent Kermarrec / florent@enjoy-digital.fr
migScope
--------------------------------------------------------------------------------
2012-08-12 08:38:49 -04:00
[> migScope
------------
2013-01-21 16:40:36 -05:00
migScope is a small logic analyzer to be embedded in an FPGA.
While free vendor toolchains are generally used by beginners or for prototyping
(situations where having a logic analyser in the design is generally very
helpful) free toolchains are always provided without the proprietary logic
analyzer solution... :(
Based on Migen, migScope aims to provide a free, portable and flexible
alternative to vendor's solutions!
[> Specification:
migScope provides Migen cores to be embedded in the design and Python drivers to
control the logic analyzer from the Host. migScope automatically interconnects
all cores tothe CSR bus. When using Python on the Host, no needs to worry about
cores register mapping, importing migScope project gives you direct access to
all the cores!
migScope produces.vcd output files to be analyzed in your favorite waveform
viewer.
2012-08-12 08:38:49 -04:00
[> Status:
2013-01-21 16:40:36 -05:00
Complete flow tested on board with a classic Term. RangeDetector, EdgeDetector
still not tested.
[> Examples:
test_MigIo : Led & Switch Test controlled by Python Host.
test_MigLa : Logic Analyzer controlled by Python Host.
2012-09-09 17:46:26 -04:00
2012-08-12 08:38:49 -04:00
[> Contact
E-mail: florent@enjoy-digital.fr