litex/examples/basic/lm32_inst.py

61 lines
1.8 KiB
Python
Raw Normal View History

from migen.fhdl.structure import *
2013-02-22 11:56:35 -05:00
from migen.fhdl.specials import Instance
from migen.bus import wishbone
2011-12-08 10:35:32 -05:00
from migen.fhdl import verilog
class LM32:
def __init__(self):
2013-02-22 11:56:35 -05:00
self.ibus = i = wishbone.Interface()
self.dbus = d = wishbone.Interface()
self.interrupt = Signal(32)
self.ext_break = Signal()
self._i_adr_o = Signal(32)
self._d_adr_o = Signal(32)
self._inst = Instance("lm32_top",
2012-09-10 17:45:27 -04:00
Instance.ClockPort("clk_i"),
Instance.ResetPort("rst_i"),
2013-02-22 11:56:35 -05:00
Instance.Input("interrupt", self.interrupt),
#Instance.Input("ext_break", self.ext_break),
Instance.Output("I_ADR_O", self._i_adr_o),
Instance.Output("I_DAT_O", i.dat_w),
Instance.Output("I_SEL_O", i.sel),
Instance.Output("I_CYC_O", i.cyc),
Instance.Output("I_STB_O", i.stb),
Instance.Output("I_WE_O", i.we),
Instance.Output("I_CTI_O", i.cti),
Instance.Output("I_LOCK_O"),
Instance.Output("I_BTE_O", i.bte),
Instance.Input("I_DAT_I", i.dat_r),
Instance.Input("I_ACK_I", i.ack),
Instance.Input("I_ERR_I", i.err),
Instance.Input("I_RTY_I", 0),
2012-09-10 17:45:27 -04:00
2013-02-22 11:56:35 -05:00
Instance.Output("D_ADR_O", self._d_adr_o),
Instance.Output("D_DAT_O", d.dat_w),
Instance.Output("D_SEL_O", d.sel),
Instance.Output("D_CYC_O", d.cyc),
Instance.Output("D_STB_O", d.stb),
Instance.Output("D_WE_O", d.we),
Instance.Output("D_CTI_O", d.cti),
Instance.Output("D_LOCK_O"),
Instance.Output("D_BTE_O", d.bte),
Instance.Input("D_DAT_I", d.dat_r),
Instance.Input("D_ACK_I", d.ack),
Instance.Input("D_ERR_I", d.err),
Instance.Input("D_RTY_I", 0))
2011-12-16 10:02:55 -05:00
def get_fragment(self):
2013-02-22 11:56:35 -05:00
comb = [
self.ibus.adr.eq(self._i_adr_o[2:]),
self.dbus.adr.eq(self._d_adr_o[2:])
]
return Fragment(comb=comb, specials={self._inst})
2011-12-08 10:35:32 -05:00
cpus = [LM32() for i in range(4)]
frag = Fragment()
2011-12-08 10:35:32 -05:00
for cpu in cpus:
2011-12-16 10:02:55 -05:00
frag += cpu.get_fragment()
2013-02-22 11:56:35 -05:00
print(verilog.convert(frag, {cpus[0].interrupt}))