litex/setup.py

58 lines
2.0 KiB
Python
Raw Normal View History

#!/usr/bin/env python3
2011-12-24 07:46:08 -05:00
from setuptools import setup
from setuptools import find_packages
2011-12-24 07:46:08 -05:00
setup(
name="litex",
description="Python SoC/Core builder for building FPGA based systems.",
author="Florent Kermarrec",
author_email="florent@enjoy-digital.fr",
url="http://enjoy-digital.fr",
download_url="https://github.com/enjoy-digital/litex",
test_suite="test",
license="BSD",
python_requires="~=3.6",
2020-02-23 17:19:12 -05:00
install_requires=[
"migen",
"pyserial",
2020-04-27 16:24:10 -04:00
"requests",
"pythondata-software-compiler_rt",
2020-02-23 17:19:12 -05:00
],
packages=find_packages(exclude=("test*", "sim*", "doc*")),
include_package_data=True,
package_data={
'litex.soc.doc': ['static/*']
},
platforms=["Any"],
keywords="HDL ASIC FPGA hardware design",
classifiers=[
"Topic :: Scientific/Engineering :: Electronic Design Automation (EDA)",
"Environment :: Console",
"Development Status :: Alpha",
"Intended Audience :: Developers",
"License :: OSI Approved :: BSD License",
"Operating System :: OS Independent",
"Programming Language :: Python",
],
entry_points={
"console_scripts": [
2019-04-23 11:46:20 -04:00
# full names
"litex_term=litex.tools.litex_term:main",
"litex_server=litex.tools.litex_server:main",
"litex_cli=litex.tools.litex_client:main",
"litex_sim=litex.tools.litex_sim:main",
"litex_read_verilog=litex.tools.litex_read_verilog:main",
"litex_json2dts_linux=litex.tools.litex_json2dts_linux:main",
"litex_json2dts_zephyr=litex.tools.litex_json2dts_zephyr:main",
"litex_json2renode=litex.tools.litex_json2renode:main",
"litex_bare_metal_demo=litex.soc.software.demo.demo:main",
2019-04-23 11:46:20 -04:00
# short names
"lxterm=litex.tools.litex_term:main",
"lxserver=litex.tools.litex_server:main",
"lxsim=litex.tools.litex_sim:main",
],
},
2011-12-24 07:46:08 -05:00
)