Hardware
/
litex
mirror of https://github.com/enjoy-digital/litex.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity
litex/misoclib/mxcrg/__init__.py

41 lines
1.4 KiB
Python
Raw Normal View History

Generate all clocks for the DDR PHY
2012-02-16 12:02:37 -05:00
from fractions import Fraction
Use migen.fhdl.std
2013-05-22 11:10:13 -04:00
from migen.fhdl.std import *
Generate all clocks for the DDR PHY
2012-02-16 12:02:37 -05:00
framebuffer: prepare for DVI out
2013-09-17 12:15:22 -04:00
class MXCRG(Module):
Use new Mibuild generic_platform API
2013-03-26 12:57:17 -04:00
def __init__(self, pads, outfreq1x):
Use new ClockDomain API
2013-03-15 14:17:05 -04:00
self.clock_domains.cd_sys = ClockDomain()
use Migen s6ddrphy, generate sdram init_sequence in cif.py
2013-07-09 13:41:28 -04:00
self.clock_domains.cd_sdram_half = ClockDomain()
self.clock_domains.cd_sdram_full_wr = ClockDomain()
self.clock_domains.cd_sdram_full_rd = ClockDomain()
framebuffer: prepare for DVI out
2013-09-17 12:15:22 -04:00
self.clock_domains.cd_base50 = ClockDomain(reset_less=True)
Use new Mibuild generic_platform API
2013-03-26 12:57:17 -04:00
self.clk4x_wr_strb = Signal()
self.clk4x_rd_strb = Signal()
###
remove trailing whitespaces
2014-10-17 05:14:35 -04:00
Use new Mibuild generic_platform API
2013-03-26 12:57:17 -04:00
infreq = 50*1000000
Basic support for new clock domain and instance API
2012-09-10 17:47:06 -04:00
ratio = Fraction(outfreq1x)/Fraction(infreq)
in_period = float(Fraction(1000000000)/Fraction(infreq))
Mixxeo support
2013-07-04 13:19:39 -04:00
self.specials += Instance("mxcrg",
Basic support for new clock domain and instance API
2012-09-10 17:47:06 -04:00
Instance.Parameter("in_period", in_period),
Instance.Parameter("f_mult", ratio.numerator),
Instance.Parameter("f_div", ratio.denominator),
Use new Mibuild generic_platform API
2013-03-26 12:57:17 -04:00
Instance.Input("clk50_pad", pads.clk50),
Instance.Input("trigger_reset", pads.trigger_reset),
remove trailing whitespaces
2014-10-17 05:14:35 -04:00
Basic support for new clock domain and instance API
2012-09-10 17:47:06 -04:00
Instance.Output("sys_clk", self.cd_sys.clk),
Define clock domains instead of passing extra clocks as regular signals
2012-09-10 18:21:07 -04:00
Instance.Output("sys_rst", self.cd_sys.rst),
use Migen s6ddrphy, generate sdram init_sequence in cif.py
2013-07-09 13:41:28 -04:00
Instance.Output("clk2x_270", self.cd_sdram_half.clk),
Instance.Output("clk4x_wr", self.cd_sdram_full_wr.clk),
Instance.Output("clk4x_rd", self.cd_sdram_full_rd.clk),
framebuffer: prepare for DVI out
2013-09-17 12:15:22 -04:00
Instance.Output("base50_clk", self.cd_base50.clk),
Use new Mibuild generic_platform API
2013-03-26 12:57:17 -04:00
Instance.Output("clk4x_wr_strb", self.clk4x_wr_strb),
Instance.Output("clk4x_rd_strb", self.clk4x_rd_strb),
Instance.Output("norflash_rst_n", pads.norflash_rst_n),
Instance.Output("ddr_clk_pad_p", pads.ddr_clk_p),
new Ethernet MAC
2014-11-20 19:47:11 -05:00
Instance.Output("ddr_clk_pad_n", pads.ddr_clk_n))