litex/examples/dataflow.py

7 lines
172 B
Python
Raw Normal View History

2011-12-22 18:36:07 -05:00
from migen.fhdl import verilog
from migen.flow.ala import *
act = Divider(32)
frag = act.get_control_fragment() + act.get_process_fragment()
2012-01-05 13:27:33 -05:00
print(verilog.convert(frag))