Hardware/litex
1
0
Fork 0
mirror of https://github.com/enjoy-digital/litex.git synced 2025-01-04 09:52:26 -05:00
Code Issues Projects Releases Packages Wiki Activity

example: flow conversion

Browse source
This commit is contained in:
Sebastien Bourdeauducq 2011-12-23 00:36:07 +01:00
parent edf90870c2
commit 1ce4fbdb98
1 changed files with 6 additions and 0 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

6
examples/dataflow.py Normal file
View file

@ -0,0 +1,6 @@
from migen.fhdl import verilog
from migen.flow.ala import *
act = Divider(32)
frag = act.get_control_fragment() + act.get_process_fragment()
print(verilog.Convert(frag))