litex/verilog/s6ddrphy/README

2 lines
80 B
Plaintext
Raw Normal View History

2012-02-14 09:52:39 -05:00
The Verilog files of the Spartan-6 DDR PHY from Xilinx/Northwest Logic go here.