litex/examples/sim/abstract_transactions.py

117 lines
3.3 KiB
Python
Raw Normal View History

2012-03-23 11:41:30 -04:00
# Copyright (C) 2012 Vermeer Manufacturing Co.
# License: GPLv3 with additional permissions (see README).
2012-03-08 12:14:06 -05:00
from random import Random
from migen.fhdl.structure import *
from migen.fhdl import autofragment
from migen.bus.transactions import *
2012-06-12 10:57:00 -04:00
from migen.bus import wishbone, asmibus
2012-03-08 12:14:06 -05:00
from migen.sim.generic import Simulator
from migen.sim.icarus import Runner
2012-03-10 13:38:39 -05:00
# Our bus master.
# Python generators let us program bus transactions in an elegant sequential style.
2012-03-08 12:14:06 -05:00
def my_generator():
prng = Random(92837)
2012-03-10 13:38:39 -05:00
# Write to the first addresses.
2012-03-08 12:14:06 -05:00
for x in range(10):
t = TWrite(x, 2*x)
yield t
print("Wrote in " + str(t.latency) + " cycle(s)")
2012-03-10 13:38:39 -05:00
# Insert some dead cycles to simulate bus inactivity.
2012-03-08 12:14:06 -05:00
for delay in range(prng.randrange(0, 3)):
yield None
2012-03-10 13:38:39 -05:00
# Read from the first addresses.
2012-03-08 12:14:06 -05:00
for x in range(10):
t = TRead(x)
yield t
print("Read " + str(t.data) + " in " + str(t.latency) + " cycle(s)")
for delay in range(prng.randrange(0, 3)):
yield None
2012-03-10 13:38:39 -05:00
# Our bus slave.
2012-06-12 10:57:00 -04:00
class MyModel:
2012-06-10 10:40:33 -04:00
def read(self, address):
return address + 4
2012-06-12 10:57:00 -04:00
class MyModelWB(MyModel, wishbone.TargetModel):
def __init__(self):
self.prng = Random(763627)
2012-06-10 10:40:33 -04:00
def can_ack(self, bus):
2012-06-12 10:57:00 -04:00
# Simulate variable latency.
2012-06-10 10:40:33 -04:00
return self.prng.randrange(0, 2)
2012-03-08 12:14:06 -05:00
2012-06-12 10:57:00 -04:00
class MyModelASMI(MyModel, asmibus.TargetModel):
pass
def test_wishbone():
print("*** Wishbone test")
2012-03-10 13:38:39 -05:00
# The "wishbone.Initiator" library component runs our generator
# and manipulates the bus signals accordingly.
2012-03-08 12:14:06 -05:00
master = wishbone.Initiator(my_generator())
2012-06-10 10:40:33 -04:00
# The "wishbone.Target" library component examines the bus signals
# and calls into our model object.
2012-06-12 10:57:00 -04:00
slave = wishbone.Target(MyModelWB())
2012-03-10 13:38:39 -05:00
# The "wishbone.Tap" library component examines the bus at the slave port
# and displays the transactions on the console (<TRead...>/<TWrite...>).
2012-03-08 12:14:06 -05:00
tap = wishbone.Tap(slave.bus)
2012-03-10 13:38:39 -05:00
# Connect the master to the slave.
2012-03-08 12:14:06 -05:00
intercon = wishbone.InterconnectPointToPoint(master.bus, slave.bus)
2012-03-10 13:38:39 -05:00
# A small extra simulation function to terminate the process when
# the initiator is done (i.e. our generator is exhausted).
2012-03-08 12:14:06 -05:00
def end_simulation(s):
s.interrupt = master.done
fragment = autofragment.from_local() + Fragment(sim=[end_simulation])
sim = Simulator(fragment, Runner())
sim.run()
2012-06-12 10:57:00 -04:00
def test_asmi():
print("*** ASMI test")
# Create a hub with one port for our initiator.
hub = asmibus.Hub(32, 32)
port = hub.get_port()
hub.finalize()
# Create the initiator, target and tap (similar to the Wishbone case).
master = asmibus.Initiator(my_generator(), port)
slave = asmibus.Target(MyModelASMI(), hub)
2012-06-12 10:57:00 -04:00
tap = asmibus.Tap(hub)
# Run the simulation (same as the Wishbone case).
def end_simulation(s):
s.interrupt = master.done
fragment = autofragment.from_local() + Fragment(sim=[end_simulation])
sim = Simulator(fragment, Runner())
sim.run()
test_wishbone()
test_asmi()
2012-03-10 13:38:39 -05:00
# Output:
# <TWrite adr:0x0 dat:0x0>
# Wrote in 0 cycle(s)
# <TWrite adr:0x1 dat:0x2>
# Wrote in 0 cycle(s)
# <TWrite adr:0x2 dat:0x4>
# Wrote in 0 cycle(s)
# <TWrite adr:0x3 dat:0x6>
# Wrote in 1 cycle(s)
# <TWrite adr:0x4 dat:0x8>
# Wrote in 1 cycle(s)
# <TWrite adr:0x5 dat:0xa>
# Wrote in 2 cycle(s)
# ...
# <TRead adr:0x0 dat:0x4>
# Read 4 in 2 cycle(s)
# <TRead adr:0x1 dat:0x5>
# Read 5 in 2 cycle(s)
# <TRead adr:0x2 dat:0x6>
# Read 6 in 1 cycle(s)
# <TRead adr:0x3 dat:0x7>
# Read 7 in 1 cycle(s)
# ...