litex/README

24 lines
703 B
Plaintext
Raw Normal View History

2012-08-12 08:38:49 -04:00
[> migScope
------------
2012-08-12 08:41:17 -04:00
This is a small Logic Analyser to be embedded in a Fpga design to debug internal
2012-08-12 19:02:38 -04:00
or external signals.
2012-08-12 08:38:49 -04:00
[> Status:
Early development phase
2012-09-09 17:46:26 -04:00
Simulation:
-tb_spi2Csr : Test Spi <--> Csr Bridge : [Ok]
-tb_TriggerCsr : Test Trigger with Csr : [Ok]
-tb_RecorderCsr : Test Recorder with Csr : [Ok]
-tb_MigScope : Global Test with Csr : [Ok]
Example Design:
-de0_nano : Generate Signals in FPGA and probe them with migScope : [Wip]
2012-09-12 12:09:12 -04:00
Toolchain [Ok]
-de1 : Generate Signals in FPGA and probe them with migScope : [Wip]
Toolchain [Ok]
2012-09-09 17:46:26 -04:00
2012-08-12 08:38:49 -04:00
[> Contact
E-mail: florent@enjoy-digital.fr