Hardware
/
litex
mirror of https://github.com/enjoy-digital/litex.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

interconnect/axi: remove bus_name on connect_to_pads

This commit is contained in:
Florent Kermarrec 2020-02-24 13:24:32 +01:00
parent 5aba1fe824
commit 0042a02807
2 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
litex/soc/interconnect/axi.py
View File

@ -110,7 +110,7 @@ class AXILiteInterface(Record):
ios = [(bus_name , 0) + tuple(subsignals)] ios = [(bus_name , 0) + tuple(subsignals)]
return ios return ios
def connect_to_pads(self, pads, bus_name, mode="master"): def connect_to_pads(self, pads, mode="master"):
assert mode in ["slave", "master"] assert mode in ["slave", "master"]
r = [] r = []
def swap_mode(mode): return "master" if mode == "slave" else "slave" def swap_mode(mode): return "master" if mode == "slave" else "slave"

2
litex/tools/litex_gen.py
View File

@ -102,7 +102,7 @@ class LiteXCore(SoCMini):
self.bus.add_master(master=wb_bus) self.bus.add_master(master=wb_bus)
platform.add_extension(axi_bus.get_ios("axi")) platform.add_extension(axi_bus.get_ios("axi"))
axi_pads = platform.request("axi") axi_pads = platform.request("axi")
self.comb += axi_bus.connect_to_pads(axi_pads, "axi", mode="slave") self.comb += axi_bus.connect_to_pads(axi_pads, mode="slave")
# IRQs # IRQs
for name, loc in sorted(self.irq.locs.items()): for name, loc in sorted(self.irq.locs.items()):