Hardware
/
litex
mirror of https://github.com/enjoy-digital/litex.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

soc/interconnect/csr: expose re on CSRStatus (to allow triggering actions on CSRStatus writes).

This commit is contained in:
Florent Kermarrec 2020-10-08 11:34:57 +02:00
parent b904aa7d18
commit 004924a319
1 changed files with 2 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
litex/soc/interconnect/csr.py
View File

@ -295,6 +295,7 @@ class CSRStatus(_CompoundCSR):
self.description = description self.description = description
self.status = Signal(self.size, reset=reset) self.status = Signal(self.size, reset=reset)
self.we = Signal() self.we = Signal()
self.re = Signal()
for field in fields: for field in fields:
self.comb += self.status[field.offset:field.offset + field.size].eq(getattr(self.fields, field.name)) self.comb += self.status[field.offset:field.offset + field.size].eq(getattr(self.fields, field.name))
@ -306,6 +307,7 @@ class CSRStatus(_CompoundCSR):
self.comb += sc.w.eq(self.status[i*busword:i*busword+nbits]) self.comb += sc.w.eq(self.status[i*busword:i*busword+nbits])
self.simple_csrs.append(sc) self.simple_csrs.append(sc)
self.comb += self.we.eq(sc.we) self.comb += self.we.eq(sc.we)
self.comb += self.re.eq(sc.re)
def read(self): def read(self):
"""Read method for simulation.""" """Read method for simulation."""