Hardware/litex
1
0
Fork 0
mirror of https://github.com/enjoy-digital/litex.git synced 2025-01-04 09:52:26 -05:00
Code Issues Projects Releases Packages Wiki Activity

build: Rename VHDLWrapper to VHD2VConverter (more explicit).

Browse source
This commit is contained in:
Florent Kermarrec 2022-10-12 11:57:21 +02:00
parent 848245bf59
commit 00f29a3497
2 changed files with 6 additions and 6 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

6
litex/build/VHDLWrapper.py → litex/build/vhd2v_converter.py
View file

@ -9,11 +9,11 @@ import os
from migen import * from migen import *
# VHDLWrapper -------------------------------------------------------------------------------------- # VHD2V Converter ----------------------------------------------------------------------------------
class VHDLWrapper(Module): class VHD2VConverter(Module):
""" """
VHDLWrapper simplify use of VHDL code: used to convert with ghdl the code if VHD2VConverter simplify use of VHDL code: used to convert with ghdl the code if
needed or simply pass list of files to platform. May also add an Instance. needed or simply pass list of files to platform. May also add an Instance.
Attributes Attributes
========== ==========

6
litex/soc/cores/cpu/neorv32/core.py
View file

@ -8,7 +8,7 @@ import os
from migen import * from migen import *
from litex.build.VHDLWrapper import * from litex.build.vhd2v_converter import *
from litex.soc.interconnect import wishbone from litex.soc.interconnect import wishbone
from litex.soc.cores.cpu import CPU, CPU_GCC_TRIPLE_RISCV32 from litex.soc.cores.cpu import CPU, CPU_GCC_TRIPLE_RISCV32
@ -99,7 +99,7 @@ class NEORV32(CPU):
i_wb_err_i = idbus.err, i_wb_err_i = idbus.err,
) )
self.submodules.vhdlwrapper = VHDLWrapper(platform, self.submodules.vhd2v_converter = VHD2VConverter(platform,
top_entity = "neorv32_litex_core_complex", top_entity = "neorv32_litex_core_complex",
build_dir = os.path.abspath(os.path.dirname(__file__)), build_dir = os.path.abspath(os.path.dirname(__file__)),
work_package = "neorv32", work_package = "neorv32",
@ -160,7 +160,7 @@ class NEORV32(CPU):
# Download VHDL sources (if not already present). # Download VHDL sources (if not already present).
for directory, vhds in sources.items(): for directory, vhds in sources.items():
for vhd in vhds: for vhd in vhds:
self.vhdlwrapper.add_source(os.path.join(cdir, vhd)) self.vhd2v_converter.add_source(os.path.join(cdir, vhd))
if not os.path.exists(os.path.join(cdir, vhd)): if not os.path.exists(os.path.join(cdir, vhd)):
os.system(f"wget https://raw.githubusercontent.com/stnolting/neorv32/main/rtl/{directory}/{vhd} -P {cdir}") os.system(f"wget https://raw.githubusercontent.com/stnolting/neorv32/main/rtl/{directory}/{vhd} -P {cdir}")