Hardware
/
litex
mirror of https://github.com/enjoy-digital/litex.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

cpu/lm32: fix config include paths. 

Was broken since the switch to python data modules.
This commit is contained in:
Florent Kermarrec 2020-06-23 09:47:04 +02:00
parent b1fe3140d7
commit 02908c51b3
1 changed files with 4 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

7
litex/soc/cores/cpu/lm32/core.py
View File

@ -121,12 +121,13 @@ class LM32(CPU):
"lm32_itlb.v", "lm32_itlb.v",
"lm32_dtlb.v") "lm32_dtlb.v")
platform.add_verilog_include_path(os.path.join(vdir, "rtl")) platform.add_verilog_include_path(os.path.join(vdir, "rtl"))
cdir = os.path.join(os.path.abspath(os.path.dirname(__file__)), "verilog")
if variant == "minimal": if variant == "minimal":
platform.add_verilog_include_path(os.path.join(vdir, "config_minimal")) platform.add_verilog_include_path(os.path.join(cdir, "config_minimal"))
elif variant == "lite": elif variant == "lite":
platform.add_verilog_include_path(os.path.join(vdir, "config_lite")) platform.add_verilog_include_path(os.path.join(cdir, "config_lite"))
elif variant == "standard": elif variant == "standard":
platform.add_verilog_include_path(os.path.join(vdir, "config")) platform.add_verilog_include_path(os.path.join(cdir, "config"))
else: else:
raise TypeError("Unknown variant {}".format(variant)) raise TypeError("Unknown variant {}".format(variant))