Hardware/litex
1
0
Fork 0
mirror of https://github.com/enjoy-digital/litex.git synced 2025-01-04 09:52:26 -05:00
Code Issues Projects Releases Packages Wiki Activity

soc/interconnect/stream: add support for buffered async fifo

Browse source
This commit is contained in:
Florent Kermarrec 2018-12-08 01:24:08 +01:00
parent bf3b4eec34
commit 0c687bc29e
1 changed files with 5 additions and 2 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

7
litex/soc/interconnect/stream.py
View file

@ -106,8 +106,11 @@ class SyncFIFO(_FIFOWrapper):
class AsyncFIFO(_FIFOWrapper):
def __init__(self, layout, depth):
_FIFOWrapper.__init__(self, fifo.AsyncFIFO, layout, depth)
def __init__(self, layout, depth, buffered=False):
_FIFOWrapper.__init__(
self,
fifo.AsyncFIFOBuffered if buffered else fifo.AsyncFIFO,
layout, depth)
class Multiplexer(Module):