Hardware
/
litex
mirror of https://github.com/enjoy-digital/litex.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

gen/sim/core: do not use reset_less clock_domains for the one that are created (logic may need to access reset signal)

This commit is contained in:
Florent Kermarrec 2017-04-25 10:56:19 +02:00
parent 456cce3ec6
commit 0daeff8689
1 changed files with 5 additions and 5 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
litex/gen/sim/core.py
View File

@ -271,7 +271,7 @@ class Simulator:
self.time = TimeManager(clocks) self.time = TimeManager(clocks)
for clock in clocks.keys(): for clock in clocks.keys():
if clock not in self.fragment.clock_domains: if clock not in self.fragment.clock_domains:
cd = ClockDomain(name=clock, reset_less=True) cd = ClockDomain(name=clock)
cd.clk.reset = C(self.time.clocks[clock].high) cd.clk.reset = C(self.time.clocks[clock].high)
self.fragment.clock_domains.append(cd) self.fragment.clock_domains.append(cd)