Hardware
/
litex
mirror of https://github.com/enjoy-digital/litex.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

lm32: rename mem array in lm32_dp_ram 

Be compatible with original proprietary DP RAM instantiation. This is
needed for simulation, where r0 is initialized to zero in lm32_cpu.v.

Signed-off-by: Michael Walle <michael@walle.cc>
This commit is contained in:
Michael Walle 2012-11-12 19:36:14 +01:00 committed by Sebastien Bourdeauducq
parent 47baad4fe1
commit 10495e72d0
1 changed files with 3 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
verilog/lm32/lm32_dp_ram.v
View File

@ -19,15 +19,15 @@ input [data_width-1:0] wdata_i;
input [addr_width-1:0] raddr_i; input [addr_width-1:0] raddr_i;
output [data_width-1:0] rdata_o; output [data_width-1:0] rdata_o;
reg [data_width-1:0] ram[addr_depth-1:0]; reg [data_width-1:0] mem[addr_depth-1:0];
reg [addr_width-1:0] raddr_r; reg [addr_width-1:0] raddr_r;
assign rdata_o = ram[raddr_r]; assign rdata_o = mem[raddr_r];
always @ (posedge clk_i) always @ (posedge clk_i)
begin begin
if (we_i) if (we_i)
ram[waddr_i] <= wdata_i; mem[waddr_i] <= wdata_i;
raddr_r <= raddr_i; raddr_r <= raddr_i;
end end