CHANGES: update and change added features order.
This commit is contained in:
parent
5d202ddb97
commit
10ff9d765f
24
CHANGES
24
CHANGES
|
@ -7,19 +7,20 @@
|
||||||
|
|
||||||
[> Added Features
|
[> Added Features
|
||||||
------------------
|
------------------
|
||||||
- JTAG UART with uart_name=jtag_uart (validated on Spartan6, 7-Series, Ultrascale(+)).
|
- Properly integrate Minerva CPU.
|
||||||
- Add CV32E40P CPU support (ex RI5CY).
|
- Add nMigen dependency.
|
||||||
- Use InterconnectPointToPoint when 1 master,1 slave and no address translation.
|
- Pluggable CPUs.
|
||||||
|
- BIOS history, autocomplete.
|
||||||
|
- Improve boards's programmers.
|
||||||
|
- Add Microwatt CPU support (with GHDL-Yosys-plugin support for FOSS toolchains).
|
||||||
|
- Speedup Memtest using an LFSR.
|
||||||
|
- Add LedChaser on boards.
|
||||||
- Improve WishboneBridge.
|
- Improve WishboneBridge.
|
||||||
- Improve Diamond constraints.
|
- Improve Diamond constraints.
|
||||||
- Add LedChaser on boards.
|
- Use InterconnectPointToPoint when 1 master,1 slave and no address translation.
|
||||||
- Speedup Memtest using an LFSR.
|
- Add CV32E40P CPU support (ex RI5CY).
|
||||||
- Add Microwatt CPU support (with GHDL-Yosys-plugin support for FOSS toolchains).
|
- JTAG UART with uart_name=jtag_uart (validated on Spartan6, 7-Series, Ultrascale(+)).
|
||||||
- Improve boards's programmers.
|
- Add Symbiflow experimental support on Arty.
|
||||||
- BIOS history, autocomplete.
|
|
||||||
- Pluggable CPUs.
|
|
||||||
- Add nMigen dependency.
|
|
||||||
- Properly integrate Minerva CPU.
|
|
||||||
|
|
||||||
[> API changes/Deprecation
|
[> API changes/Deprecation
|
||||||
--------------------------
|
--------------------------
|
||||||
|
@ -28,6 +29,7 @@
|
||||||
- Deprecate soc.interconnect.wishbone.CSRBank (Does not seem to be used by anyone).
|
- Deprecate soc.interconnect.wishbone.CSRBank (Does not seem to be used by anyone).
|
||||||
- Move soc.interconnect.wishbone2csr.WB2CSR to soc.interconnect.wishbone.Wishbone2CSR.
|
- Move soc.interconnect.wishbone2csr.WB2CSR to soc.interconnect.wishbone.Wishbone2CSR.
|
||||||
- Move soc.interconnect.wishbonebridge.WishboneStreamingBridge to soc.cores.uart.Stream2Wishbone.
|
- Move soc.interconnect.wishbonebridge.WishboneStreamingBridge to soc.cores.uart.Stream2Wishbone.
|
||||||
|
- Rename --gateware-toolchain target parameter to --toolchain.
|
||||||
|
|
||||||
[> 2020.04, released April 28th, 2020
|
[> 2020.04, released April 28th, 2020
|
||||||
-------------------------------------
|
-------------------------------------
|
||||||
|
|
Loading…
Reference in New Issue