Hardware
/
litex
mirror of https://github.com/enjoy-digital/litex.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

test: update.

This commit is contained in:
Florent Kermarrec 2020-06-02 13:51:44 +02:00
parent 01f7947b56
commit 5d202ddb97
2 changed files with 3 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
litex/boards/targets/arty.py
View File

@ -68,7 +68,7 @@ class _CRG(Module):
# BaseSoC ------------------------------------------------------------------------------------------
class BaseSoC(SoCCore):
def __init__(self, toolchain, sys_clk_freq=int(100e6), with_ethernet=False, with_etherbone=False, **kwargs):
def __init__(self, toolchain="vivado", sys_clk_freq=int(100e6), with_ethernet=False, with_etherbone=False, **kwargs):
platform = arty.Platform(toolchain=toolchain)
# SoCCore ----------------------------------------------------------------------------------

4
test/test_targets.py
View File

@ -74,9 +74,9 @@ class TestTargets(unittest.TestCase):
self.assertEqual(errors, 0)
def test_arty_symbiflow(self):
from litex.boards.targets.arty_symbiflow import BaseSoC
from litex.boards.targets.arty import BaseSoC
errors = build_test([
BaseSoC(**test_kwargs)
BaseSoC(toolchain="symbiflow", **test_kwargs)
])
self.assertEqual(errors, 0)