Hardware/litex
1
0
Fork 0
mirror of https://github.com/enjoy-digital/litex.git synced 2025-01-04 09:52:26 -05:00
Code Issues Projects Releases Packages Wiki Activity

move mxcrg to others (we should integrate it in mlabs_video.py and remove the verilog file in the future)

Browse source
This commit is contained in:
Florent Kermarrec 2015-02-28 11:45:21 +01:00
parent 8564b7eb6a
commit 1366ff5e26
4 changed files with 2 additions and 2 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

0
misoclib/others/__init__.py Normal file
View file

0
misoclib/mxcrg/__init__.py → misoclib/others/mxcrg/__init__.py
View file

0
misoclib/mxcrg/mxcrg.v → misoclib/others/mxcrg/mxcrg.v
View file

4
targets/mlabs_video.py
View file

@ -4,7 +4,7 @@ from fractions import Fraction
from migen.fhdl.std import *
from mibuild.generic_platform import ConstraintError
from misoclib import mxcrg
from misoclib.others import mxcrg
from misoclib.mem import sdram
from misoclib.mem.sdram.phy import s6ddrphy
from misoclib.mem.flash import norflash16
@ -76,7 +76,7 @@ INST "mxcrg/rd_bufpll" LOC = "BUFPLL_X0Y3";
PIN "mxcrg/bufg_x1.O" CLOCK_DEDICATED_ROUTE = FALSE;
""")
platform.add_source_dir(os.path.join("misoclib", "mxcrg"))
platform.add_source_dir(os.path.join("misoclib", "others", "mxcrg"))
class MiniSoC(BaseSoC):
csr_map = {