Hardware
/
litex
mirror of https://github.com/enjoy-digital/litex.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

integration/soc/add_etherbone: pass phy to ethcore not self.ethphy. 

Similar in most of the cases but added restrictions.
This commit is contained in:
Florent Kermarrec 2020-08-06 18:22:42 +02:00
parent d5062d1f4f
commit 188e6f573a
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
litex/soc/integration/soc.py
View File

@ -1313,7 +1313,7 @@ class LiteXSoC(SoC):
from liteeth.frontend.etherbone import LiteEthEtherbone from liteeth.frontend.etherbone import LiteEthEtherbone
# Core # Core
ethcore = LiteEthUDPIPCore( ethcore = LiteEthUDPIPCore(
phy = self.ethphy, phy = phy,
mac_address = mac_address, mac_address = mac_address,
ip_address = ip_address, ip_address = ip_address,
clk_freq = self.clk_freq) clk_freq = self.clk_freq)