Hardware/litex
1
0
Fork 0
mirror of https://github.com/enjoy-digital/litex.git synced 2025-01-04 09:52:26 -05:00
Code Issues Projects Releases Packages Wiki Activity

bus/dfi: fix multiphase naming

Browse source
This commit is contained in:
Sebastien Bourdeauducq 2012-02-19 17:57:04 +01:00
parent d8d4e81b6e
commit 1b8cb5b46c
1 changed files with 2 additions and 2 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

4
migen/bus/dfi.py
View file

@ -34,9 +34,9 @@ class Interface:
if (m2s and signal[0] == M_TO_S) or (s2m and signal[0] == S_TO_M):
if add_suffix:
if signal[0] == M_TO_S:
suffix = "_p" + int(n)
suffix = "_p" + str(n)
else:
suffix = "_w" + int(n)
suffix = "_w" + str(n)
else:
suffix = ""
r.append(("dfi_" + signal[1] + suffix, getattr(phase, signal[1])))