Hardware
/
litex
mirror of https://github.com/enjoy-digital/litex.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

soc/integration/add_sdcard: add direct connection to VexRiscv's dmabus for testing.

This commit is contained in:
Florent Kermarrec 2020-07-21 19:54:42 +02:00
parent 408d1a9f5d
commit 1f27b7405e
1 changed files with 4 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
litex/soc/integration/soc.py
View File

@ -1299,6 +1299,9 @@ class LiteXSoC(SoC):
bus = wishbone.Interface(data_width=self.bus.data_width, adr_width=self.bus.address_width) bus = wishbone.Interface(data_width=self.bus.data_width, adr_width=self.bus.address_width)
self.submodules.sdblock2mem = SDBlock2MemDMA(bus=bus, endianness=self.cpu.endianness) self.submodules.sdblock2mem = SDBlock2MemDMA(bus=bus, endianness=self.cpu.endianness)
self.comb += self.sdcore.source.connect(self.sdblock2mem.sink) self.comb += self.sdcore.source.connect(self.sdblock2mem.sink)
if hasattr(self.cpu, "dmabus"): # FIXME: VexRiscv SMP / DMA test.
self.submodules += wishbone.Converter(bus, self.cpu.dmabus)
else:
self.bus.add_master("sdblock2mem", master=bus) self.bus.add_master("sdblock2mem", master=bus)
self.add_csr("sdblock2mem") self.add_csr("sdblock2mem")