Hardware
/
litex
mirror of https://github.com/enjoy-digital/litex.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

gen/fhdl/verilog: Improve _print_signal to align signals definition.

This commit is contained in:
Florent Kermarrec 2022-10-21 19:39:02 +02:00
parent b6e672a060
commit 1f58ce3c31
1 changed files with 5 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

7
litex/gen/fhdl/verilog.py
View File

@ -145,9 +145,12 @@ def _print_constant(node):
# Print Signal -------------------------------------------------------------------------------------
def _print_signal(ns, s):
length = 8
vector = f"[{str(len(s)-1)}:0] "
vector = " "*(length-len(vector)) + vector
return "{signed}{vector}{name}".format(
signed = "" if (not s.signed) else "signed ",
vector = "" if ( len(s) <= 1) else f"[{str(len(s)-1) }:0] ",
signed = " " if (not s.signed) else "signed ",
vector = " "*length if (len(s) <= 1) else vector,
name = ns.get_name(s)
)