Hardware
/
litex
mirror of https://github.com/enjoy-digital/litex.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

examples/pytholite/uio: simulate and convert Pytholite

This commit is contained in:
Sebastien Bourdeauducq 2012-11-23 13:10:40 +01:00
parent 4c216d8f11
commit 20d87682ad
1 changed files with 10 additions and 7 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

17
examples/pytholite/uio.py
View File

@ -13,8 +13,9 @@ layout = [("r", BV(32))]
def gen():
ds = Register(32)
for i in range(10):
r = TRead(i)
for i in range(5):
# NB: busname is optional when only one bus is configured
r = TRead(i, busname="wb")
yield r
ds.store = r.data
yield Token("result", {"r": ds})
@ -55,11 +56,13 @@ def main():
buses={"wb": wishbone.Interface()})
run_sim(ng_native)
#print("Simulating Pytholite:")
#ng_pytholite = make_pytholite(gen, dataflow=[("result", Source, layout)])
#run_sim(ng_pytholite)
print("Simulating Pytholite:")
ng_pytholite = make_pytholite(gen,
dataflow=[("result", Source, layout)],
buses={"wb": wishbone.Interface()})
run_sim(ng_pytholite)
#print("Converting Pytholite to Verilog:")
#print(verilog.convert(ng_pytholite.get_fragment()))
print("Converting Pytholite to Verilog:")
print(verilog.convert(ng_pytholite.get_fragment()))
main()