Hardware
/
litex
mirror of https://github.com/enjoy-digital/litex.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Merge pull request #1039 from tcal-x/rm-response-ok 

Remove rsp_payload_response_ok from Vex/CFU hookup code.
This commit is contained in:
enjoy-digital 2021-09-21 09:43:15 +02:00 committed by GitHub
parent 08779202f4 1be449d72b
commit 233f0fc5f4
No known key found for this signature in database
GPG Key ID: 4AEE18F83AFDEB23
1 changed files with 0 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
litex/soc/cores/cpu/vexriscv/core.py
View File

@ -290,7 +290,6 @@ class VexRiscv(CPU, AutoCSR):
("valid", 1), ("valid", 1),
("ready", 1), ("ready", 1),
("payload", [ ("payload", [
("response_ok", 1),
("outputs_0", 32), ("outputs_0", 32),
]), ]),
]), ]),
@ -308,7 +307,6 @@ class VexRiscv(CPU, AutoCSR):
i_cmd_payload_inputs_1 = cfu_bus.cmd.payload.inputs_1, i_cmd_payload_inputs_1 = cfu_bus.cmd.payload.inputs_1,
o_rsp_valid = cfu_bus.rsp.valid, o_rsp_valid = cfu_bus.rsp.valid,
i_rsp_ready = cfu_bus.rsp.ready, i_rsp_ready = cfu_bus.rsp.ready,
o_rsp_payload_response_ok = cfu_bus.rsp.payload.response_ok,
o_rsp_payload_outputs_0 = cfu_bus.rsp.payload.outputs_0, o_rsp_payload_outputs_0 = cfu_bus.rsp.payload.outputs_0,
i_clk = ClockSignal("sys"), i_clk = ClockSignal("sys"),
i_reset = ResetSignal("sys"), i_reset = ResetSignal("sys"),
@ -324,7 +322,6 @@ class VexRiscv(CPU, AutoCSR):
o_CfuPlugin_bus_cmd_payload_inputs_1 = cfu_bus.cmd.payload.inputs_1, o_CfuPlugin_bus_cmd_payload_inputs_1 = cfu_bus.cmd.payload.inputs_1,
i_CfuPlugin_bus_rsp_valid = cfu_bus.rsp.valid, i_CfuPlugin_bus_rsp_valid = cfu_bus.rsp.valid,
o_CfuPlugin_bus_rsp_ready = cfu_bus.rsp.ready, o_CfuPlugin_bus_rsp_ready = cfu_bus.rsp.ready,
i_CfuPlugin_bus_rsp_payload_response_ok = cfu_bus.rsp.payload.response_ok,
i_CfuPlugin_bus_rsp_payload_outputs_0 = cfu_bus.rsp.payload.outputs_0, i_CfuPlugin_bus_rsp_payload_outputs_0 = cfu_bus.rsp.payload.outputs_0,
) )