Hardware
/
litex
mirror of https://github.com/enjoy-digital/litex.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

examples/sim/memory: do not use MemoryPort

This commit is contained in:
Sebastien Bourdeauducq 2012-11-26 18:19:10 +01:00
parent dac0d11e52
commit 2418367c7a
1 changed files with 1 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

5
examples/sim/memory.py
View File

@ -7,12 +7,9 @@ from migen.sim.icarus import Runner
class Mem: class Mem:
def __init__(self): def __init__(self):
self.a = Signal(BV(12))
self.d = Signal(BV(16))
p = MemoryPort(self.a, self.d)
# Initialize the beginning of the memory with integers # Initialize the beginning of the memory with integers
# from 0 to 19. # from 0 to 19.
self.mem = Memory(16, 2**12, p, init=list(range(20))) self.mem = Memory(16, 2**12, init=list(range(20)))
def do_simulation(self, s): def do_simulation(self, s):
# Read the memory. Use the cycle counter as address. # Read the memory. Use the cycle counter as address.