Hardware/litex
1
0
Fork 0
mirror of https://github.com/enjoy-digital/litex.git synced 2025-01-04 09:52:26 -05:00
Code Issues Projects Releases Packages Wiki Activity

Add litex.gen.fhdl.verilog.VerilogTime to emit $time

Browse source
This commit is contained in:
Jevin Sweval 2022-06-02 16:04:58 -07:00
parent f33ea63278
commit 260577cae8
1 changed files with 14 additions and 0 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

14
litex/gen/fhdl/verilog.py
View file

@ -133,6 +133,18 @@ _ieee_1800_2017_verilog_reserved_keywords = {
# EXPRESSIONS # # EXPRESSIONS #
# ------------------------------------------------------------------------------------------------ # # ------------------------------------------------------------------------------------------------ #
# Stub for $time in Display() args -----------------------------------------------------------------
class VerilogTime:
"""Expression for $time in Display() statements
Example:
self.sync += If(state != old_state,
Display("time=%t old_state: %d state: %d", VerilogTime(), old_state, state)
)
"""
pass
# Print Constant ----------------------------------------------------------------------------------- # Print Constant -----------------------------------------------------------------------------------
def _print_constant(node): def _print_constant(node):
@ -322,6 +334,8 @@ def _print_node(ns, at, level, node, target_filter=None):
s += ", " s += ", "
if isinstance(arg, Signal): if isinstance(arg, Signal):
s += ns.get_name(arg) s += ns.get_name(arg)
elif isinstance(arg, VerilogTime):
s += "$time"
else: else:
s += str(arg) s += str(arg)
return "\t"*level + "$display(" + s + ");\n" return "\t"*level + "$display(" + s + ");\n"