Hardware
/
litex
mirror of https://github.com/enjoy-digital/litex.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

soc: use set

This commit is contained in:
Sebastien Bourdeauducq 2015-04-02 00:14:56 +08:00
parent 369086a178
commit 2900429e65
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
misoclib/soc/__init__.py
View File

@ -160,7 +160,7 @@ class SoC(Module):
return self._csr_regions
def do_finalize(self):
registered_mems = [regions[0] for regions in self._memory_regions]
registered_mems = {regions[0] for regions in self._memory_regions}
if self.cpu_type != "none":
for mem in "rom", "sram":
if mem not in registered_mems: