Hardware/litex
1
0
Fork 0
mirror of https://github.com/enjoy-digital/litex.git synced 2025-01-04 09:52:26 -05:00
Code Issues Projects Releases Packages Wiki Activity

Merge pull request #1713 from shenki/microwatt-socregion

Browse source 
microwatt: Correct SoCRegion typo
This commit is contained in:
enjoy-digital 2023-06-19 19:23:11 +02:00 committed by GitHub
commit 298ec03dae
No known key found for this signature in database
GPG key ID: 4AEE18F83AFDEB23
1 changed files with 1 additions and 1 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

2
litex/soc/cores/cpu/microwatt/core.py
View file

@ -154,7 +154,7 @@ class Microwatt(CPU):
int_level_in = self.interrupt, int_level_in = self.interrupt,
) )
xicsicp_region = SoCRegion(origin=soc.mem_map.get("xicsicp"), size=4096, cached=False) xicsicp_region = SoCRegion(origin=soc.mem_map.get("xicsicp"), size=4096, cached=False)
xicsics_region = SocRegion(origin=soc.mem_map.get("xicsics"), size=4096, cached=False) xicsics_region = SoCRegion(origin=soc.mem_map.get("xicsics"), size=4096, cached=False)
soc.bus.add_slave(name="xicsicp", slave=self.xics.icp_bus, region=xicsicp_region) soc.bus.add_slave(name="xicsicp", slave=self.xics.icp_bus, region=xicsicp_region)
soc.bus.add_slave(name="xicsics", slave=self.xics.ics_bus, region=xicsics_region) soc.bus.add_slave(name="xicsics", slave=self.xics.ics_bus, region=xicsics_region)