Hardware
/
litex
mirror of https://github.com/enjoy-digital/litex.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

integration/soc/soc_core: Remove --min-l2-data-width and --max-sdram-size that don't need to be configurable but can just be enforced in the target file.

This commit is contained in:
Florent Kermarrec 2021-03-29 11:26:29 +02:00
parent ac7857fa4f
commit 2ed5f14e9e
1 changed files with 0 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
litex/soc/integration/soc_core.py
View File

@ -301,10 +301,6 @@ def soc_core_args(parser):
# L2 Cache # L2 Cache
parser.add_argument("--l2-size", default=8192, type=auto_int, help="L2 cache size (default=8192).") parser.add_argument("--l2-size", default=8192, type=auto_int, help="L2 cache size (default=8192).")
parser.add_argument("--min-l2-data-width", default=128, type=auto_int, help="Minimum L2 cache datawidth (default=128).")
# SDRAM
parser.add_argument("--max-sdram-size", default=0x40000000, type=auto_int, help="Maximum SDRAM size mapped to the SoC (default=1GB))")
def soc_core_argdict(args): def soc_core_argdict(args):
r = dict() r = dict()