Hardware
/
litex
mirror of https://github.com/enjoy-digital/litex.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

migen/genlib/io: use 0 instead of Signal() for default rst value (immutable thanks sb)

This commit is contained in:
Florent Kermarrec 2015-03-18 14:41:43 +01:00
parent bdc47b205a
commit 2fc2f8a6c0
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
migen/genlib/io.py
View File

@ -35,7 +35,7 @@ class DifferentialOutput(Special):
raise NotImplementedError("Attempted to use a differential output, but platform does not support them") raise NotImplementedError("Attempted to use a differential output, but platform does not support them")
class CRG(Module): class CRG(Module):
def __init__(self, clk, rst=Signal()): def __init__(self, clk, rst=0):
self.clock_domains.cd_sys = ClockDomain() self.clock_domains.cd_sys = ClockDomain()
self.clock_domains.cd_por = ClockDomain(reset_less=True) self.clock_domains.cd_por = ClockDomain(reset_less=True)