Hardware/litex
1
0
Fork 0
mirror of https://github.com/enjoy-digital/litex.git synced 2025-01-04 09:52:26 -05:00
Code Issues Projects Releases Packages Wiki Activity

verilog: remove unneeded import

Browse source
This commit is contained in:
Sebastien Bourdeauducq 2015-09-21 21:19:58 +08:00
parent b8647a161d
commit 34ce6b077f
1 changed files with 1 additions and 1 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

2
migen/fhdl/verilog.py
View file

@ -5,7 +5,7 @@ from migen.fhdl.structure import *
from migen.fhdl.structure import _Operator, _Slice, _Assign, _Fragment
from migen.fhdl.tools import *
from migen.fhdl.bitcontainer import bits_for, flen
from migen.fhdl.namer import Namespace, build_namespace
from migen.fhdl.namer import build_namespace
from migen.fhdl.conv_output import ConvOutput