Hardware
/
litex
mirror of https://github.com/enjoy-digital/litex.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

SoCSDRAM: set default max_sdram_size to 1GB (maximum we can map with current mem_map)

This commit is contained in:
Florent Kermarrec 2020-01-17 12:45:23 +01:00
parent 46c1c5c16f
commit 36e5274a2b
1 changed files with 3 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

5
litex/soc/integration/soc_sdram.py
View File

@ -4,6 +4,7 @@
# License: BSD # License: BSD
from math import log2 from math import log2
import inspect
from migen import * from migen import *
from migen.genlib.record import * from migen.genlib.record import *
@ -138,8 +139,8 @@ def soc_sdram_args(parser):
help="Minimum L2 cache datawidth (default=128)") help="Minimum L2 cache datawidth (default=128)")
# SDRAM # SDRAM
parser.add_argument("--max-sdram-size", default=None, parser.add_argument("--max-sdram-size", default=0x40000000,
help="Maximum SDRAM size mapped to the SoC (default=None))") help="Maximum SDRAM size mapped to the SoC (default=1GB))")
def soc_sdram_argdict(args): def soc_sdram_argdict(args):
r = soc_core_argdict(args) r = soc_core_argdict(args)